

# A Gain Flattened LNA by using Drain- Fully-Differential Active Inductive Gain-peaking Technique

Shima Alizadeh Zanjani\*, Marzie Moradi\*, Roshanak Zabihi\*, Pooya Torkzadeh\*\*

\* Department of Electronic Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran.

\*\*Faculty member, Department of Electrical Engineering, Science and Research Branch, Islamic Azad University, Tehran, Iran.

<sup>1</sup>shi.alizadeh@ieee.org

<sup>2</sup>m.moradi@srbiau.ac.ir

<sup>3</sup>roshanak.zabihi@ieee.org

<sup>4</sup>torkzadeh\_oloom@yahoo.com

**Abstract**— A flat gain and low-noise amplifier for digital TV tuners is presented in this paper. The low noise characteristic of the LNA is achieved by the noise cancelling technique and the gain flatness is enhanced by the drain-inductive gain-peaking technique by using an active inductor in CMOS technology in drain of noise cancelling cascode amplifier. In this design we used 0.18 $\mu$ m RFCOMS transistor and Advanced Design system (ADS) for Design and simulation circuits. The LNA gain can be tuned from 17.375 dB to 17.489 dB. The gain variation of the LNA is  $\pm 0.114$  dB from 50 to 900 MHz. The measured noise figure of the CMOS LNA is 2.088 dB.

**Keywords**— LNA, Flatness,

## I. INTRODUCTION

The noise figure of the overall receiver in a telecommunication system depends on the first element following the antenna, the Low Noise Amplifier (LNA). The main function of the LNA is to provide high enough signal gain to overcome the noise of the subsequent stages while adding the minimum possible noise [1].

Television broadcasting was allocated a wide frequency spectrum below 900 MHz. The low noise amplifier is an essential component in a wideband receiver, and its characteristic is closely related to the receiver sensitivity and dynamic range. Gain flatness of the LNA is often overlooked in many RF applications because of narrow allocated bandwidth. However, it deserves more attention for wideband applications because gain flatness can not only facilitate roughly the same signal amplification across the whole spectrum in the downstream receiver path, but also relax the dynamic range requirement of the analog-to-digital converters (ADCs) in the wideband receivers [2].

As to the inductive peaking design, by using the gate and drain inductive peaking approach, the 3-dB bandwidth could be both improved; moreover, the

drain-inductive peaking demonstrated the superior characteristics in the output eye patterns [6].

In this paper, the Drain-inductive gain-peaking technique is presented by using a differential active inductor [3] in CMOS technology in drain of noise cancelling cascode amplifier to have wideband flat gain.

By using this technique, The measured power gain of the LNA is 17.34 dB with 0.114 dB gain variation from 50 MHz to 900 MHz. Operated at 1.8 V. The measured noise figure of the CMOS LNA is 2.088 dB.

## II. NOISE-CANCELLING TECHNIQUE

Since originally proposed to reduce the noise figure of the feedback amplifiers at low gigahertz frequency range [5], noise cancelling technique has become a popular technique for designing wideband LNAs.

Fig. 1 shows a block diagram of Wideband gain-flattened LNA architecture. Fig. 2 shows a simplified realization of the concept in Fig. 1. The channel thermal noise of the matching device M1, which is a dominant noise component in a submicron CMOS device, can be modelled as a noise current source  $I_n$ . A portion of this thermal noise current  $\alpha I_n$  flows out of M1 through  $R_f$  and  $R_s$ , where  $0 < \alpha < 1$ , and causes two correlated noise voltages at nodes X and Y, which are in phase and can be expressed:

$$V_{X,n} = \alpha I_n R_s \quad (1)$$

$$V_{Y,n} = \alpha I_n (R_s + R_f) \quad (2)$$




Fig1. Wideband gain-flattened LNA architecture.




Fig2. Wide-band LNA exploiting noise-cancelling technique.

Meanwhile, because of the negative gain of the common source amplifier, the signal voltages at nodes X and Y are in opposite phases. This difference in noise and signal makes it possible to cancel the noise of the matching device M1 while adding the signal contributions constructively. It can be done by adding a negatively scaled replica of the voltage at node X to the voltage at node Y as illustrated in Fig. 2. The output noise voltage after noise cancelling operation can be derived as:

$$V_{OUT,n} = \alpha I_n (R_S + R_f) + \alpha I_n R_S \quad (3)$$

Output noise cancellation,  $V_{OUT,n} = 0$ , is achieved when the gain  $A_v$  equals:

$$A_v = 1 + \frac{R_f}{R_S} \quad (4)$$

Since the signal components at node X and Y have the opposite polarity, the signal gain is actually enhanced after noise cancelling operation. Assuming the input impedance of the amplifier matches the source impedance, the overall signal voltage gain can be shown as:

$$G_V = -2 \frac{R_f}{R_S} \quad (5)$$

### III. DRAIN-INDUCTIVE GAIN-PEAKING TECHNIQUE

In this paper, the Drain-inductive gain-peaking technique is presented by using a differential active inductor [3] in CMOS technology in drain of noise cancelling cascode amplifier to have wideband flat gain.

In this article a 0.18  $\mu\text{m}$  CMOS differential active inductor with tuneable L is used for Drain-inductive gain-peaking technique [3].

#### A. Active Inductor

A novel CMOS active inductor is shown in Fig.3. The proposed circuit topology resembles the classical gyrator-C inductor architecture. with the n-channel common-gate transistor  $M_{n1}$  and pchannel common-source transistor  $M_{p2}$  implementing an active gyrator and the gate-source capacitance of  $M_{p2}$  ( $C_{gs2}$ ) performing the integration. The circuit simulates a grounded inductor which appears in parallel with the gate-source capacitance of  $M_{n1}$  ( $C_{gs1}$ ). The equivalent small-signal input impedance  $Z_{in}$  is the parallel combination of  $C_{gs1}$ ,  $\frac{1}{g_{ds2}}$  [10].

$$L_{eq}(w) = \frac{C_{gs2} (1 - w^2 \frac{C_{gs2}}{g_{m1}g_{m2}} - C_{gd2})}{g_{m1}g_{m2} \left( (1 - w^2 \frac{C_{gs2}}{g_{m1}g_{m2}} - C_{gd2})^2 + w^2 \frac{(C_{gs2}g_{m1} + C_{gs1}g_{m2})}{g_{m1}g_{m2}} \right)} \quad (6)$$

$$R_s(w) = \frac{\frac{g_{ds1}}{g_{m1}g_{m2}} + \frac{1}{g_{m1}} \left( 1 + \frac{C_{gs2}}{g_{m1}} \right) \left( \frac{w}{g_{m2}} \right)^2}{(1 - w^2 \frac{C_{gs2}}{g_{m1}g_{m2}} - C_{gd2})^2 + w^2 \frac{(C_{gs2}g_{m1} + C_{gs1}g_{m2})}{g_{m1}g_{m2}}} \quad (7)$$

The magnitude of  $g_{ds1}$  determines the lower-end of the bandwidth of the inductive characteristic.




Fig3. A novel RF CMOS grounded active inductor and its small-signal equivalent circuit model.

Thus high-Q and wide operating bandwidth active inductors can be realized by reducing  $g_{ds1}$ . This can be achieved by applying either cascode or negative resistance cancellation techniques to the active inductor [7]-[8].

At high frequencies, close to the self-resonance,  $R_s$  rises and reducing  $g_{ds1}$  alone has insignificant effects to the high-frequency loss (i.e. the real part of  $Z_{in}$ ) of the simulated inductor. It is easy to show that decreasing the magnitude of  $g_{ds2}$  reduces the high frequency loss of the active inductor more effectively [9]. Furthermore, this can be obtained by using either cascode or negative resistance cancellation techniques.






Fig7. Noise figure of simulated LNA.

Gain according frequency diagram is shown in Fig.8, according to simulation result gain is about 17.34dB and the flatness of gain is about  $\pm 0.114$  dB for frequency below than 1GHz .




Fig 8.Gain of simulated LNA

Input and output matching according frequency diagram is shown in Fig.9, according to simulation result of circuit  $S_{11}$  is below than -10dB and  $S_{22}$  is below than -14dB for frequency below than 1GHz .

$S_{12}$  According frequency diagram is shown in Fig.10, according to simulation result of circuit  $S_{12}$  is below than -21.2dB and it shows good isolation of input and output.




Fig. 9..Input and output matching diagram.



Fig. 10. .S<sub>12</sub> diagram.

## VI. CONCLUSION

The drain-inductive gain-peaking technique is proposed to improve the gain flatness of the 0.18 m CMOS wideband LNA using shunt-feedback thermal noise cancelling technique. Through the mechanism of pole splitting and frequency pushing, the gain flatness of the amplifier can be enhanced significantly. The wideband CMOS LNA achieves the gain of 17.43 dB with  $\pm 0.114$ dB variation from 50 to 900 MHz. Moreover, the fast gain roll-off outside the desired signal band can help reject jamming and interference.

Under the constraint of low power consumption, the wideband CMOS LNA achieves excellent gain flatness and noise figure.

#### REFERENCES

- [1] [1] CMOS planar spiral inductor modeling and low noise amplifier design, A. Telli, S. Demir, M. Askar, *microelectronic journal*, elsevier, vol37, 2004.
- [2] [2] A Compact Wideband CMOS Low Noise Amplifier With Gain Flatness Enhancement, Yueh-Hua Yu, Student Member, IEEE, Yong-Sian Yang, and Yi-Jan Emery Chen, *IEEE JOURNAL OF SOLID-STATE CIRCUITS*, VOL. 45, NO. 3, MARCH 2010.
- [3] [3] Design and simulation of differential active inductor With 0.18  $\mu\text{m}$  CMOS Technology, Masoud Sabaghi, Mehdi Rahnama, Maziyar Niyakan Lahiji, Monireh Sadat Miri, Shahab Rezakhani, *Canadian Journal on Electrical and Electronics Engineering* Vol. 2, No. 9, September 2011.
- [4] [4] A wideband LNA employing gate-inductive-peaking and noise-canceling techniques in 0.18  $\mu\text{m}$  CMOS, *Journal of Semiconductors*, 2012.
- [5] [5] F. Bruccoleri et al., "Wide-band CMOS low-noise amplifier exploiting thermal noise canceling," *IEEE J. Solid-State Circuits*, vol. 39, no. 2, pp. 275–282, Feb. 2004.
- [6] [6] Chin-We- Kuo, Chao-Chih Hsiao, Chien-Chih Ho, and Yi-Jen Chan, "Bandwidth Enhancement in CMOS Transimpedance Amplifier by Using the Drain-Inductive Peaking", revised to IEEE
- [7] [7] A. Thanachayanont and A. Payne, "CMOS floating active inductor and its applications to bandpass filter and oscillator designs," *IEEE Proceedings - Circuits, Devices and Systems*, vol. 147, no. 1, pp. 42-48, February 2000.
- [8] [8] R. Akbari-Dilmaghani, A. Payne and C. Toumazou, "A High Q RF CMOS Differential Active Inductor," 1998 IEEE International Conference on Electronics, Circuits and system, Part vol. 3, pp. 157-160, 1998.
- [9] [9] Thanachayanont A. and Payne A. "CMOS floating active inductor and its applications to bandpass filter and oscillator design." *IEE Proc.-Circuits Devices Svst.* vol. 147. no. 1. pp.
- [10] [10] Apintint Thanachayanont, "A 1.5-V CMOS fully differential inductorless FW bandpass amplifier", *IEEE*, pp.49-52.
- [11] [11] J. Park et al., "Design and analysis of low flicker-noise CMOS mixers for direct-conversion receivers," *IEEE Trans. Microw. Theory Tech.*, vol. 54, no. 12, pp. 4372–4380, Dec. 2006.